

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/811,207	03/26/2004	Cheisan J. Yue	P04,0097 (H0005049,SBE 16	1964	
128 HONEVWELL	7590 01/15/2008 LINTERNATIONAL IN	EXAMINER			
101 COLUMBIA ROAD			LEWIS, MONICA		
P O BOX 2245 MORRISTOW	N, NJ 07962-2245		ART UNIT PAPER NUMBER		
	,		2822	-	
	,		MAIL DATE	DELIVERY MODE	
			01/15/2008	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Appli	cation No.	Applicant(s)		
Office Action Summary		11,207	YUE ET AL.		
		iner	Art Unit		
	Monic	a Lewis	2822		
The MAILING DATE of this com	munication appears or	n the cover sheet	with the correspondence a	nddress	
A SHORTENED STATUTORY PERIOD WHICHEVER IS LONGER, FROM THE Extensions of time may be available under the provafter SIX (6) MONTHS from the mailing date of this If NO period for reply is specified above, the maxim Failure to reply within the set or extended period for Any reply received by the Office later than three me earned patent term adjustment. See 37 CFR 1.704	HE MAILING DATE OF isions of 37 CFR 1.136(a). In recommunication. um statutory period will apply a reply will, by statute, cause the onths after the mailing date of the status of the s	THIS COMMUN no event, however, may and will expire SIX (6) Mo e application to become	IICATION. a reply be timely filed ONTHS from the mailing date of this ABANDONED (35 U.S.C. § 133).		
Status					
 1)⊠ Responsive to communication(s 2a)⊠ This action is FINAL. 3)□ Since this application is in cond closed in accordance with the p 	2b)☐ This action tion for allowance exc	is non-final. cept for formal ma		ne merits is	
Disposition of Claims					
4) ⊠ Claim(s) 1-19 is/are pending in 4a) Of the above claim(s) 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 1-19 is/are rejected. 7) □ Claim(s) is/are objected is/are objected is/are subject to refer to refe	is/are withdrawn from				
Application Papers					
9) ☐ The specification is objected to be 10) ☑ The drawing(s) filed on 26 March Applicant may not request that any Replacement drawing sheet(s) including The oath or declaration is object	n 2004 is/are: a)⊠ according the correction is re	(s) be held in abey equired if the drawir	ance. See 37 CFR 1.85(a). ng(s) is objected to. See 37 (CFR 1.121(d).	
Priority under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
Attachment(c)					
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Revi 3) Information Disclosure Statement(s) (PTO/SB Paper No(s)/Mail Date		Paper No	v Summary (PTO-413) o(s)/Mail Date f Informal Patent Application 		

Art Unit: 2822

DETAILED ACTION

1. This office action is in response to the response filed November 1, 2007.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1, 2, 5, 6, 9, 10, 13, 14 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Librizzi et al. (U.S. Patent No. 6,429,502) in view of Clevenger et al. (U.S. Patent No. 6,573,565).

In regards to claim 1, Librizzi et al. ("Librizzi") discloses the following:

- a) a semiconductor substrate (40) (For Example: See Figure 2);
- b) a buried insulation layer (42) over the semiconductor substrate (For Example: See Figure 2);
- c) a semiconductor mesa (28 or 34) over the buried insulation layer (For Example: See Figure 1 and Figure 2); and
- d) a guard ring (36 and 38) substantially surrounding the semiconductor mesa, and wherein the guard ring is arranged to provide RF isolation for the semiconductor mesa (For Example: See Figure 1 and Column 5 Lines 55-57).

In regards to claim 1, Librizzi fails to disclose the following:

a) the guard ring extends through the buried insulation layer contacting the semiconductor substrate.

However, Clevenger et al. ("Clevenger") discloses a semiconductor device that has a guard ring (210) that extends through the buried insulation layer (203) contacting the

semiconductor substrate (201) (For Example: See Figure 2). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor of Librizzi to include a guard ring that extends through the buried insulation layer contacting the semiconductor substrate as disclosed in Clevenger because it aids in providing a conduction path (For Example: See Column 3 Lines 49-67 and Column 4 Lines 1-8).

Additionally, since Librizzi and Clevenger are both from the same field of endeavor, the purpose disclosed by Clevenger would have been recognized in the pertinent art of Librizzi.

In regards to claims 2, 6, 10 and 14, Librizzi discloses the following:

a) the semiconductor substrate comprises a high resistivity semiconductor substrate (For Example: See Column 5 Lines 19-22).

In regards to claims 5 and 13, Librizzi discloses the following:

a) the semiconductor substrate is doped in an area that is contacted by the guard ring (For Example: See Column 5 Lines 15 and 16).

In regards to claim 9, Librizzi discloses the following:

a) an insulating ring (26) between the guard ring and the semiconductor mesa, wherein the insulating ring surrounds the semiconductor mesa (For Example: See Figure 1).

In regards to claim 17, Librizzi discloses the following:

a) the guard ring comprises a low resistivity guard ring (For Example: See Column 6 Line 6).

Art Unit: 2822

4. Claims 3, 4, 7, 8, 11, 12, 15 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Librizzi et al. (U.S. Patent No. 6,429,502) in view of Clevenger et al. (U.S. Patent No. 6,573,565) and Beyer et al. (U.S. Patent No. 5,264,387).

In regards to claims 3, 7, 11 and 15, Librizzi discloses the following:

a) the semiconductor substrate comprises a silicon substrate, wherein the buried insulating layer comprises a buried silicon oxide layer (For Example: See Column 5 Lines 14-18).

In regards to claims 3, 7, 11 and 15, Librizzi fails to disclose the following:

a) the semiconductor mesa comprises a silicon mesa.

However, Beyer et al. ("Beyer") discloses a semiconductor device that has semiconductor mesa that comprises a silicon mesa (For Example: See Column 3 Lines 15 and 16). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor of Librizzi to include semiconductor mesa that comprises a silicon mesa as disclosed in Beyer because it aids in providing low leakage (For Example: See Column 2 Lines 20-24).

Additionally, since Librizzi and Beyer are both from the same field of endeavor, the purpose disclosed by Beyer would have been recognized in the pertinent art of Librizzi.

In regards to claims 4, 8, 12 and 16, Librizzi discloses the following:

a) the semiconductor substrate comprises a high resistivity semiconductor substrate (For Example: See Column 5 Lines 19-22).

Art Unit: 2822

5. Claims 18 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Librizzi et al. (U.S. Patent No. 6,429,502) in view of Clevenger et al. (U.S. Patent No. 6,573,565) and Hirabayashi (U.S. Patent No. 5,889,314).

In regards to claim 18, Librizzi fails to disclose the following:

a) the guard ring comprises a metal guard ring.

However, Hirabayashi discloses a semiconductor device that has a metal guard ring (For Example: See Column 5 Lines 1-14). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor of Librizzi to include a metal guard ring as disclosed in Hirabayashi because it aids in providing a low resistance (For Example: See Column 5 Lines 1-14).

Additionally, since Librizzi and Hirabayashi are both from the same field of endeavor, the purpose disclosed by Hirabayashi would have been recognized in the pertinent art of Librizzi.

In regards to claim 19, Librizzi fails to disclose the following:

a) the guard ring comprises a tungsten guard ring.

However, Hirabayashi discloses a semiconductor device that has a tungsten guard ring (For Example: See Column 5 Lines 1-14). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor of Librizzi to include a tungsten guard ring as disclosed in Hirabayashi because it aids in providing a low resistance (For Example: See Column 5 Lines 1-14).

Additionally, since Librizzi and Hirabayashi are both from the same field of endeavor, the purpose disclosed by Hirabayashi would have been recognized in the pertinent art of Librizzi.

Art Unit: 2822

6. Claims 1, 2, 5, 6, 9, 10, 13, 14 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Librizzi et al. (U.S. Patent No. 6,429,502) in view of Christensen et al. (U.S. Patent No. 6,645,796).

In regards to claim 1, Librizzi discloses the following:

- a) a semiconductor substrate (40) (For Example: See Figure 2);
- b) a buried insulation layer (42) over the semiconductor substrate (For Example: See Figure 2);
- c) a semiconductor mesa (28 or 34) over the buried insulation layer (For Example: See Figure 1 and Figure 2); and
- d) a guard ring (36 and 38) substantially surrounding the semiconductor mesa, and wherein the guard ring is arranged to provide RF isolation for the semiconductor mesa (For Example: See Figure 1 and Column 5 Lines 55-57).

In regards to claim 1, Librizzi fails to disclose the following:

a) the guard ring extends through the buried insulation layer contacting the semiconductor substrate.

However, Christensen et al. ("Christensen") discloses a semiconductor device that has a guard ring (116) that extends through the buried insulation layer (910) contacting the semiconductor substrate (912) (For Example: See Figure 9). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor of Librizzi to include a guard ring that extends through the buried insulation layer contacting the semiconductor substrate as disclosed in Christensen because it aids in providing a connection among the components (For Example: See Abstract).

Additionally, since Librizzi and Christensen are both from the same field of endeavor, the purpose disclosed by Christensen would have been recognized in the pertinent art of Librizzi.

Art Unit: 2822

In regards to claims 2, 6, 10 and 14, Librizzi discloses the following:

a) the semiconductor substrate comprises a high resistivity semiconductor substrate (For Example: See Column 5 Lines 19-22).

In regards to claims 5 and 13, Librizzi discloses the following:

a) the semiconductor substrate is doped in an area that is contacted by the guard ring (For Example: See Column 5 Lines 15 and 16).

In regards to claim 9, Librizzi discloses the following:

a) an insulating ring (26) between the guard ring and the semiconductor mesa, wherein the insulating ring surrounds the semiconductor mesa (For Example: See Figure 1).

In regards to claim 17, Librizzi discloses the following:

- a) the guard ring comprises a low resistivity guard ring (For Example: See Column 6 Line 6).
- 7. Claims 3, 4, 7, 8, 11, 12, 15 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Librizzi et al. (U.S. Patent No. 6,429,502) in view of Christensen et al. (U.S. Patent No. 6,645,796) and Beyer et al. (U.S. Patent No. 5,264,387).

In regards to claims 3, 7, 11 and 15, Librizzi discloses the following:

a) the semiconductor substrate comprises a silicon substrate, wherein the buried insulating layer comprises a buried silicon oxide layer (For Example: See Column 5 Lines 14-18).

In regards to claims 3, 7, 11 and 15, Librizzi fails to disclose the following:

a) the semiconductor mesa comprises a silicon mesa.

However, Beyer et al. ("Beyer") discloses a semiconductor device that has semiconductor mesa that comprises a silicon mesa (For Example: See Column 3 Lines 15 and 16). It would have been obvious to one having ordinary skill in the art at the time the invention was made to

Art Unit: 2822

modify the semiconductor of Librizzi to include semiconductor mesa that comprises a silicon mesa as disclosed in Beyer because it aids in providing low leakage (For Example: See Column 2 Lines 20-24).

Additionally, since Librizzi and Beyer are both from the same field of endeavor, the purpose disclosed by Beyer would have been recognized in the pertinent art of Librizzi.

In regards to claims 4, 8, 12 and 16, Librizzi discloses the following:

- a) the semiconductor substrate comprises a high resistivity semiconductor substrate (For Example: See Column 5 Lines 19-22).
- 8. Claims 18 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Librizzi et al. (U.S. Patent No. 6,429,502) in view of Christensen et al. (U.S. Patent No. 6,645,796) and Hirabayashi (U.S. Patent No. 5,889,314).

In regards to claim 18, Librizzi fails to disclose the following:

a) the guard ring comprises a metal guard ring.

However, Hirabayashi discloses a semiconductor device that has a metal guard ring (For Example: See Column 5 Lines 1-14). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor of Librizzi to include a metal guard ring as disclosed in Hirabayashi because it aids in providing a low resistance (For Example: See Column 5 Lines 1-14).

Additionally, since Librizzi and Hirabayashi are both from the same field of endeavor, the purpose disclosed by Hirabayashi would have been recognized in the pertinent art of Librizzi.

In regards to claim 19, Librizzi fails to disclose the following:

a) the guard ring comprises a tungsten guard ring.

Art Unit: 2822

However, Hirabayashi discloses a semiconductor device that has a tungsten guard ring (For Example: See Column 5 Lines 1-14). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor of Librizzi to include a tungsten guard ring as disclosed in Hirabayashi because it aids in providing a low resistance (For Example: See Column 5 Lines 1-14).

Additionally, since Librizzi and Hirabayashi are both from the same field of endeavor, the purpose disclosed by Hirabayashi would have been recognized in the pertinent art of Librizzi.

Response to Arguments

9. Applicant's arguments filed 11/1/07 have been fully considered but they are not persuasive. First, Applicant argued that the prior art fails to disclose "an integrated circuit having a guard ring that extends through the buried insulation layer contacting the semiconductor substrate and is arranged to provide RF isolation for the semiconductor mesa...while the thermal conduction path 210 shown in Clevenger is indeed in contact with the underlying silicon substrate 201, Clevenger's diamond structure cannot provide the claimed RF isolation for the semiconductor mesa." However, Librizzi not Clevenger is not being utilized to disclose a guard ring that is arranged to provide RF isolation for the semiconductor mesa. Clevenger is being utilized to disclose a guard ring (210) that extends through a buried insulation layer (203) contacting the semiconductor substrate (201) (For Example: See Figure 2).

Second, Applicant argues that "Librizzi and Clevenger are directed to non-analogous arts...Librizzi is directed to a multi-chambered trench isolated guard ring region for providing RF isolation whereas Clevenger is directed to a method and structure for providing improved thermal conduction for silicon semiconductor devices." In response to applicant's argument that

Art Unit: 2822

they are nonanalogous art, it has been held that a prior art reference must either be in the field of applicant's endeavor or, if not, then be reasonably pertinent to the particular problem with which the applicant was concerned, in order to be relied upon as a basis for rejection of the claimed invention. See *In re Oetiker*, 977 F.2d 1443, 24 USPQ2d 1443 (Fed. Cir. 1992). In this case, Librizzi and Hirabayashi are both from the same field of endeavor, semiconductors.

Finally, Applicant argues that "the references teach away from one another... Librizzi states that the low resistivity guard ring regions 36 and 38 provide and excellent RF ground shunt...whereas Clevenger states that the thermal conduction path material is preferably diamond which has high thermal conductivity with low electrical conductivity." However, as stated above Clevenger is not being utilized to disclose a guard ring that is arranged to provide RF isolation for the semiconductor mesa because Librizzi discloses that limitation. Clevenger is being utilized to disclose a guard ring (210) that extends through a buried insulation layer (203) contacting the semiconductor substrate (201) (For Example: See Figure 2).

Conclusion

10. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

Application/Control Number: 10/811,207 Page 11

Art Unit: 2822

however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Monica Lewis whose telephone number is 571-272-1838. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zandra Smith can be reached on 571-272-2429. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300 for regular and after final communications.

ML

January 10, 2008

MONICA LEWIS
PRIMARY PATENT EXAMINER